Normal view MARC view ISBD view

Application of Non-Aligned Double Gate Transistors in Circuit Design of Logic Gates

Sri Lakshmi, Sangam

Application of Non-Aligned Double Gate Transistors in Circuit Design of Logic Gates / Sangam Sri Lakshmi - Amaravathi VIT-AP University 2025 - xvi, 115p. : ill. ; 29cm

Subjects--Topical Terms:
Delay; Short Channel Effects; EDP; PDP; Power Dissipation; Digital gates; XOR; NAND; NOR; Transconductance

Dewey Class. No.: 621.384 SRI

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Application of Non-Aligned Double Gate Transistors in Circuit Design of Logic Gates

Visitor Number: