Writing Testbenches : Functional Verification of HDL Models / (Record no. 26900)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 01995nam a22002057a 4500 |
005 - DATE AND TIME OF LATEST TRANSACTION | |
control field | 20200311152552.0 |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 200311b ||||| |||| 00| 0 eng d |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
International Standard Book Number | 9781461350125 |
040 ## - CATALOGING SOURCE | |
Transcribing agency | VITAP |
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
Edition number | 23rd |
Classification number | 621.392 BER |
100 ## - MAIN ENTRY--PERSONAL NAME | |
9 (RLIN) | 9378 |
Personal name | Bergeron, Janick |
245 ## - TITLE STATEMENT | |
Title | Writing Testbenches : Functional Verification of HDL Models / |
Statement of responsibility, etc. | Janick Bergeron |
250 ## - EDITION STATEMENT | |
Edition statement | 2nd ed. |
260 ## - PUBLICATION, DISTRIBUTION, ETC. | |
Place of publication, distribution, etc. | Netherland |
Name of publisher, distributor, etc. | Springer |
Date of publication, distribution, etc. | 2003 |
300 ## - PHYSICAL DESCRIPTION | |
Extent | xxx, 475p. : ill. ; |
Dimensions | 24cm |
500 ## - GENERAL NOTE | |
General note | It includes Appendix, Glossary, Afterwords and Index Pages.<br/><br/>mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.<br/><br/> |
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
9 (RLIN) | 9393 |
Topical term or geographic name entry element | Computer hardware description languages; Integrated circuits—Verification; Systems engineering; Computer-aided design; Engineering; Computer engineering; Computer science; Electrical engineering |
856 ## - ELECTRONIC LOCATION AND ACCESS | |
Uniform Resource Identifier | <a href="https://www.springer.com/gp/book/9781402074011">https://www.springer.com/gp/book/9781402074011</a> |
942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
Source of classification or shelving scheme | Dewey Decimal Classification |
Koha item type | Text Book |
Classification part | 621.392 BER |
Withdrawn status | Lost status | Source of classification or shelving scheme | Materials specified (bound volume or other part) | Damaged status | Not for loan | Collection code | Home library | Current library | Shelving location | Date acquired | Source of acquisition | Cost, normal purchase price | Inventory number | Total Checkouts | Full call number | Barcode | Date last seen | Price effective from | Koha item type | Public note | Date last checked out | Total Renewals |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Dewey Decimal Classification | Paper Back | School of Electronics Section | School of Electronics Section | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 7 | 621.392 BER | 019165 | 2024-04-28 | 2020-03-11 | Text Book | ECE | 2024-04-17 | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | School of Electronics Section | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 4 | 621.392 BER | 019167 | 2024-02-10 | 2020-03-11 | Text Book | ECE | 2024-01-30 | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | School of Electronics Section | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 3 | 621.392 BER | 019169 | 2024-02-12 | 2020-03-11 | Text Book | ECE | 2024-01-22 | 1 | |||||
Dewey Decimal Classification | Paper Back | Not For Loan | Reference | School of Electronics Section | VIT-AP | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 621.392 BER | 019162 | 2020-03-11 | 2020-03-11 | Reference Book | ECE | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | VIT-AP | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 4 | 621.392 BER | 019163 | 2024-05-18 | 2020-03-11 | Text Book | ECE | 2024-01-31 | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | VIT-AP | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 9 | 621.392 BER | 019164 | 2024-10-17 | 2020-03-11 | Text Book | ECE | 2024-04-06 | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | VIT-AP | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 4 | 621.392 BER | 019166 | 2024-05-19 | 2020-03-11 | Text Book | ECE | 2024-05-03 | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | VIT-AP | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 2 | 621.392 BER | 019168 | 2024-05-28 | 2020-03-11 | Text Book | ECE | 2024-01-06 | ||||||
Dewey Decimal Classification | Paper Back | School of Electronics Section | VIT-AP | General Stacks | 2020-03-10 | Bookionics | 13854.18 | VJ45568/10/03/2020 | 5 | 621.392 BER | 019170 | 2024-05-22 | 2020-03-11 | Text Book | ECE | 2024-01-22 |