Modelling,Synthesis,and Rapid Prototyping with the VERILOG HDL

By:

Material type: Text

TextLanguage: English Publication details: Pearson New Delhi 2010Description: Book xxii,727pISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Notes	Date due	Barcode
Text Book	VIT-AP General Stacks	62.392 CIL (Browse shelf(Opens below))	In transit from VIT-AP to School of Electronics Section since 2025-01-08	ECE		00793

There are no comments on this title.

to post a comment.