Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification - Zainalabedin Navabi (New Delhi McGraw Hill Education (India) Private Limited, 2014)
It includes index, glossary.