Application of Non-Aligned Double Gate Transistors in Circuit Design of Logic Gates
/ Sangam Sri Lakshmi
- Amaravathi VIT-AP University 2025
- xvi, 115p. : ill. ; 29cm
Delay; Short Channel Effects; EDP; PDP; Power Dissipation; Digital gates; XOR; NAND; NOR; Transconductance