Low-Power Digital VLSI Design : Circuits and Systems / Abdellatif Bellaouar and Mohamed I. Elmasry
Material type:
TextPublication details: New York Springer Science+Business Media 1995Description: xv, 530p. : ill. ; 24cmISBN: - 9781461359999
- Low voltage integrated circuits--Computer-aided design; Metal oxide semiconductors, Complementary--Computer-aided design; Digital integrated circuits--Computer-aided design; Integrated circuits--Very large scale integration--Computer-aided design; Systems engineering; Computer engineering; Engineering; Low voltage integrated circuits
- 23rd 621.395 BEL
| Item type | Current library | Collection | Call number | Status | Notes | Date due | Barcode | Course reserves | |
|---|---|---|---|---|---|---|---|---|---|
| Reference Book | VIT-AP General Stacks | Reference | 621.395 BEL (Browse shelf(Opens below)) | Not For Loan (Restricted Access) | ECE | 019110 |
It includes References and Index Pages
Low-Power Digital VLSI Design: Circuits and Systems addresses both process technologies and device modeling. Power dissipation in CMOS circuits, several practical circuit examples, and low-power techniques are discussed. Low-voltage issues for digital CMOS and BiCMOS circuits are emphasized. The book also provides an extensive study of advanced CMOS subsystem design. A low-power design methodology is presented with various power minimization techniques at the circuit, logic, architecture and algorithm levels.
Features:
Low-voltage CMOS device modeling, technology files, design rules
Switching activity concept, low-power guidelines to engineering practice
Pass-transistor logic families
Power dissipation of I/O circuits
Multi- and low-VT CMOS logic, static power reduction circuit techniques
State of the art design of low-voltage BiCMOS and CMOS circuits
Low-power techniques in CMOS SRAMS and DRAMS
Low-power on-chip voltage down converter design
Numerous advanced CMOS subsystems (e.g. adders, multipliers, data path, memories, regular structures, phase-locked loops) with several design options trading power, delay and area
Low-power design methodology, power estimation techniques
Power reduction techniques at the logic, architecture and algorithm levels
More than 190 circuits explained at the transistor level.
There are no comments on this title.