Writing Testbenches : Functional Verification of HDL Models / Janick Bergeron
By: Bergeron, Janick.
Material type: TextPublisher: Netherland Springer 2003Edition: 2nd ed.Description: xxx, 475p. : ill. ; 24cm.ISBN: 9781461350125.Subject(s): Computer hardware description languages; Integrated circuits—Verification; Systems engineering; Computer-aided design; Engineering; Computer engineering; Computer science; Electrical engineeringDDC classification: 621.392 BER Online resources: Click here to access onlineItem type | Current location | Collection | Call number | Status | Notes | Date due | Barcode | Course reserves |
---|---|---|---|---|---|---|---|---|
Reference Book | VIT-AP General Stacks | Reference | 621.392 BER (Browse shelf) | Not For Loan | ECE | 019162 | ||
Text Book | School of Electronics Section General Stacks | 621.392 BER (Browse shelf) | In transit from VIT-AP to School of Electronics Section since 2024-02-22 | ECE | 019163 | |||
Text Book | VIT-AP General Stacks | 621.392 BER (Browse shelf) | Checked out to Chandan Kumar Pandey (70155) | ECE | 2024-10-03 | 019164 | ||
Text Book | School of Electronics Section General Stacks | 621.392 BER (Browse shelf) | In transit from VIT-AP to School of Electronics Section since 2024-04-28 | ECE | 019165 | |||
Text Book | VIT-AP General Stacks | 621.392 BER (Browse shelf) | Checked out to SHARMILA SAHA (23MVD7004) | ECE | 2024-05-17 | 019166 | ||
Text Book | School of Electronics Section General Stacks | 621.392 BER (Browse shelf) | In transit from VIT-AP to School of Electronics Section since 2024-02-10 | ECE | 019167 | |||
Text Book | VIT-AP General Stacks | 621.392 BER (Browse shelf) | Checked out to P Siva Ramakrishna (70422) | ECE | 2024-07-04 | 019168 | ||
Text Book | School of Electronics Section General Stacks | 621.392 BER (Browse shelf) | In transit from VIT-AP to School of Electronics Section since 2024-02-12 | ECE | 019169 | |||
Text Book | VIT-AP General Stacks | 621.392 BER (Browse shelf) | Checked out to MANNEM NEERAJ KUMAR (22BEC7236) | ECE | 2024-07-20 | 019170 |
Browsing School of Electronics Section Shelves , Shelving location: General Stacks Close shelf browser
It includes Appendix, Glossary, Afterwords and Index Pages.
mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.
There are no comments for this item.