Normal view MARC view ISBD view

Formal Verification An Essential Toolkit for modern VLSI Design / Erik Seligman,Tom Schubert and M. V. Achutha Kiran Kumar

By: Seligman, Erik.
Contributor(s): Schubert,Tom | Kumar, M. V. Achutha Kiran.
Material type: TextTextPublisher: USA Morgan Kauffman 2015Description: xvii,353p.ISBN: 9780128007273.Subject(s): Verilog (Computer hardware description language); Electronic circuits--Testing; Integrated circuits--Very large scale integration--Design and construction; Electronic circuits; Integrated circuits; EngineeringDDC classification: 621.381548 SEL Online resources: Click here to access online
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Notes Date due Barcode Course reserves
Reference Book Reference Book VIT-AP
General Stacks
Reference 621.381548 SEL (Browse shelf) Not For Loan (Restricted Access) ECE 019171

HDL Verification and Methodology


It includes Index Pages

Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies. After reading this book, readers will be prepared to introduce FV in their organization and effectively deploy FV techniques to increase design and validation productivity.

Key Features
Learn formal verification algorithms to gain full coverage without exhaustive simulation
Understand formal verification tools and how they differ from simulation tools
Create instant test benches to gain insight into how models work and find initial bugs
Learn from Intel insiders sharing their hard-won knowledge and solutions to complex design problems

There are no comments for this item.

Log in to your account to post a comment.

Visitor Number:

Powered by Koha